Abstract-In this paper we examine a digitally controllable Nauta structure implemented in a 65nm process and identify a strategy useful for calibrating the structure in such a way that a maximum gain is achieved. We propose an efficient and simple tuning procedure that could be the basis for an integrated onchip calibration solution and investigate the feasibility of implementing it. The procedure would primarily rely on a digitally implemented control circuit to minimize the need for analogue circuitry and therefore area requirements, and power consumption.
I. INTRODUCTION
In this paper we examine a prototype of a digitally controlled modified Nauta structure op-amp [1] , implemented in a 65nm process, to identify an efficient algorithm that would allow the structure to be tuned for maximum gain. This work is primarily motivated by the effects and restrictions of working with nanometre technologies to implement analogue circuits, such as higher mismatch and low power supply voltages [2] . For amplifiers to maintain high gain in nanometre technologies complex solutions are required that often sacrifice speed and noise tolerance, as a result digitally-assisted analogue circuits can become a viable alternative [3] . While the performance of analogue circuits might decrease as technologies are scaled down, for digital circuits the transistor area cost decreases and transistor density increases. This also makes digitally-assisted analogue circuits an appealing solution. The Nauta structure possesses several qualities that make it suitable for implementation in nanometre technologies. Due to its simplicity the Nauta structure is more suited for operation with lower power supply voltages while having relatively high output voltage swing. Additionally, due to the lack of internal nodes and therefore parasitic poles and zeros, the structure has the potential to have a large bandwidth. As a result the viability of Nauta structure with various modifications and biasing techniques for filter design has been examined in [4] [5] [6] [7] [8] and for use in a pipeline ADC in [9] . However, the main concern associated with scaling down the Nauta structure, as with other nanometre devices is its sensitivity to mismatch which is caused by process variation. Similar problems have been reported in designs that also employ the negative conductance principle [10] . In designs where negative conductance is derived from the transconductance of an element, mismatch can impact greatly on the performance as transconductance is particularly sensitive to process variation and temperature variation. Taking that into account, makes it easy to see why it is important to modify the Nauta structure in such a way that would allow the transconductance to be adjusted by a digital control circuit and to find a suitable procedure to allow the tuning process to be completed quickly and efficiently.
II. NAUTA STRUCTURE OTA   Fig 1. Shows the original structure proposed by B. Nauta [1] . It is a fully differential transconductance amplifier that consists of six inverters and relies on a negative conductance technique to generate a high output impedance. Two feedforward (FF) inverters -I1/I2, perform voltage to current conversion. The ratio of two self-coupled (SC) inverters -I4/I5 and two cross-coupled (CC) inverters -I3/I6, is used for tuning the structure for maximum gain when a fully differential signal is applied. The gain of the structure can be calculated using (1) [1] , and it can be seen that it is determined by the differential transconductance g md, the difference of the transconductance of SC, g m4, 5 and CC, g m3, 6 inverters as well the output conductance, g o1-6, of all, including the FF, inverters. Theoretically it is possible to achieve infinite gain by adjusting the transconductance values of individual inverters. If SC and CC inverters are adjusted in such a way that the sum of their transconductance values cancels out the total output conductance of all inverters, the theoretical gain will be infinite. In practice, mismatch between the components makes it extremely unlikely that maximum gain will be achieved by the Nauta structure designed using ideal parameter values. It is likely that the gain of each individual circuit will vary and in some cases be far lower than the predicted values. Additionally the circuit may become unstable if transconductance values of CC inverters exceed Fig1 . Nauta Structure OTA [1] .
those of SC by a significant margin.
III. MODIFIED NAUTA STRUC
The modified structure relies on being variable number of inverters in an array effective dimensions of the array. A simi been used in [11] to adjust the transconduct OTA for use in a low pass filter. In the m examined here, each inverter is replaced by of inverters of varying sizes and transcond blocks in the structure can be controlled switched on or off by a digital control si inverters are converted into tri-state inverter 2. This is achieved by inserting control trans ground and NMOS transistor, and the pow PMOS transistor for every basic inverter. sizes are equal to the sizes of the transisto they are controlling. The sizes of inverter b chosen in such a way that the overall transc array can be varied within a sufficiently lar sizes are small enough to allow the gain to b precision. To program the structure each inv is assigned a specific code that is simply an i binary format each bit controls a single b code is set by a digital control circuit. Incre of controllable blocks and reducing their si structure be tuned for high gain with high precision, however the complexity of the tun tuning time will also increase.
IV. CALIBRATION OF NAUTA ST
The main objective of this work is to de procedure that would be easy to implement on-chip solution that would require as analogue hardware as possible and whe processing could be done by a digital control
The basic idea behind the tuning proce through the codes of CC inverters and kee overall transconductance until a point whe output conductance in general is sm transconductance, adjusting the FF inverters be tuned using much smaller steps and get maximum gain of the structure.
A. Offset correction:
The calibration techniques described ab there will be no offset and that the hyste appear at V TEST = V CM . However, a 100 simulation in TSMC 65nm process, show Medium-FF setting, where process and m was simulated, the offset would likely fall +/-10 mV as seen in Fig. 7 .
If the hysteresis occurs at a large offse detected once the width of the hysteresis be large, if there is only one test voltage at V will result in the structure being tuned past t point and will render the tuning procedure offset is largely caused by P:N mismatch in t which results in different overall P:N ratio bottom halves of the structure. In a digi structure where the PMOS and the NMOS controlled individually the offset can introducing mismatch in the programming c actual P:N mismatch in the physical structur offset that can be introduced for Mediu varying the size of NMOS transistors can be To correct the offset and detect low simultaneously the number of test volta increased by adding two more test voltag V CM -. The values of these extra test voltag by the minimum amount the offset can be ch the P:N ratio and will vary depending on determines the effective size of the inverter 8, for Medium-FF setting the smallest ach the overall width of NMOS transistor arr 300uV shift in offset. The difference betw V CM -then should be approx. 2 times minimum shift in offset (approx. 600uV) t offset can be tuned, even in worst case scena V CM + and V CM -. The three test voltage V CM -= 899.7mV, V CM = 900mV, V CM + each test voltage the comparator output will b during forward sweep and during backw variables V CM F-, V CM F and V CM F+ ar comparator output during the forward sweep V CM -, V CM and V CM + respectively. Si If the hysteresis is present t determine whether the hysteres correctly, and if there is also an is narrow enough and has no o this indicates that the maxim hysteresis is detected the algor This stage will determine whet offset present. This is done V CM F+ (or V CM B+ and V C detected and both comparison Three different conditions are p both variables are 1 or both variables are not equal, offset Similarly if the variables are offset correction will be under of the FF, SC or CC invert changes to the control code set actions that can be taken durin algorithm are summarised in allows the average P:N ratio bottom half to be matched. guarantee that P:N ratio will be array and that inverter pairs matched size-wise. This, in t + are used to record the backward sweep. Consequently lgorithm will need to increase to and gain as needed. The six be analysed in two stages. The d to detect the presence of he comparator output variables ed of the forward and backward test voltage. The variables are e 0 corresponds to forward and g equal and 1 corresponds to t. Therefore 0 implies that no that hysteresis was found. Table will be taken for every possible d variable comparison. the first stage of algorithm will sis is too wide or is not centred n offset present. If the hysteresis offset, the algorithm will stop as mum gain point is found. If no rithm will proceed to stage two. ther there is positive or negative e by comparing V CM F-and CM B+ , since no hysteresis was ns will yield the same result). possible: variable are not equal, are 0. If it is found that the correction will not be required. found to be equal, appropriate rtaken by varying the P:N ratio ters by making corresponding t by a digital control circuit. The g the second stage of the tuning n effects on the performance of the structure. This technique, however, is still an excellent first step in ensuring that Nauta structure operates at maximum gain. Also, the proposed offset correction approach doesn't require a lot of additional hardware as it primarily relies on the fact that the transistors in the structure can be turned on or off individually, and without any sort of offset correction, a much larger number of reference voltages would be required.
B. Sizing:
Varying overall block sizes can have a significant effect on the tuning procedure and the performance of the Nauta structure. An obvious advantage of enabling a larger number of inverters is higher bandwidth. As the size of FF inverters is increased the gain-bandwidth product is also increased. The gain-bandwidth products were found to be 0.63GHz for Small-FF, 1.34GHz for Medium-FF and 2.70GHz for Large-FF settings in the 65nm process (1pF load).
Consider previous example where Medium FF setting is used and test voltages are set to be 600μV apart. In a non ideal case, the algorithm may detect hysteresis that is significantly less than the distance between the reference voltages and roll back inverter width by the equivalent width that guarantees the hysteresis will be reduced by the difference in the reference voltages and the structure will be stable in all cases. In the example, the change in width of FF inverters is 3.2μm in order to overcome hysteresis of no less than 600μV. However, if the hysteresis is significantly smaller than 600μV, the rollback of 3.2μm in width will result in the amplifier not operating with the maximum achievable gain, as a roll-back of less than 3.2μm would be optimum, as seen in Table III. Using Large-FF setting would allows the structure to be tuned more precisely and closer to true maximum gain, as then the smallest change in inverter width corresponds to a smaller proportion of the overall output conductance. This can be seen in Fig. 5 and Fig. 6 showing the how increases in hysteresis width decreases with increase in overall inverter sizes. That is achieved at the cost of increased power consumption. Similarly with increase in inverter size the minimum offset caused P:N ratio changes also decreases. This means the difference between V CM + and V CM can also be reduced to take advantage of improvements in gain tuning precision. Reducing the difference between test voltages may require a more precise comparator with a smaller offset. While with a hysteresis with a width as small as 25μV there will be over 60mV between the two outputs, the issue might arise at lower gain settings where there may only be a difference of 2-3mV. To counter that a more precise comparator, further improvements to the algorithm or additional test reference voltages may be required, otherwise no benefits will be achieved at the cost of higher power consumption.
V. CONCLUSION
In this paper a digitally controlled Nauta structure was examined. A simple digital calibration technique was proposed. The advantages and disadvantages were discussed to help ascertain the feasibly of this method. The method is largely dependent on a digital control circuit and the required analogue circuits are kept to a bare minimum. However, it still requires analogue circuits for comparator and reference voltage implementations, both of these circuits will have to be implemented with higher precision to then allow high gain tuning precision. Ultimately the complexity, size and power consummation of these circuits will have to be taken into consideration when deciding whether the use of Nauta structure is feasible. However, tuning circuits are not tied to any specific Nauta structure, and a single set of tuning circuits could be used calibrate multiple Nauta structures on the same chip, making this a very appealing solution for applications requiring multiple amplifiers. 
